USN용 12비트 연속 근사화 아날로그-디지털 변환기 설계
- Abstract
- The recent advance in ubiquitous technology has grown many changes in human life. Variety of informations that exist in nature are provided to people with the USN(Ubiquitous Sensor Network). The information includes analog signal of various types, and there are many difficulties to process the various analog informations. To solve these problems, ADC(Analog-to-Digital Converter) is required in USN.
This thesis presents the design of SAR(Successive Approximation Register) ADC for USN. The proposed SAR ADC consists of sample-and-hold stage, capacitor array network stage, SAR control logic stage, comparator stage, DAC stage and DAC control logic stage. This SAR ADC is designed to have performance of 12-bit resolution and 1MSps(1 Mega Sampling per second). The proposed circuit is designed using Magnachip/SK Hynix 0.18μm CMOS 1Poly-6Metal process, and it is powered by 1.8V supply. To reduce chip area and power dissipation, we minimized unit capacitor area and number of the total capacitors, and designed the circuit considering optimization as compared to conventional circuits. The proposed circuit in this thesis showed high SNDR(Signal-to-Noise Distortion Ratio) of 70.03dB, and excellent effective bit number of 11.34-bit as compared to conventional research results. The designed circuit also showed low power dissipation of 3.24mW, and small chip area of 0.56mm². The proposed ADC is applicable for the signal conversion of the industry system application.
- Author(s)
- 최성규
- Issued Date
- 2014
- Awarded Date
- 2014. 8
- Type
- Dissertation
- Publisher
- 부경대학교
- URI
- https://repository.pknu.ac.kr:8443/handle/2021.oak/12353
http://pknu.dcollection.net/jsp/common/DcLoOrgPer.jsp?sItemId=000001967218
- Affiliation
- 대학원
- Department
- 대학원 정보통신공학과
- Advisor
- 류지열
- Table Of Contents
- Abstract···················································iv
제1장 서 론···················································1
제2장 ADC 기본 개념 및 동작원리···················································3
2.1 ADC의 구조 및 동작원리···················································3
2.2 ADC의 주요 성능지수 및 수식··················································6
2.3 SAR ADC 구조 및 동작원리···················································7
제3장 제안된 SAR ADC 회로 및 해석···········································13
3.1 샘플-앤-홀드 단···················································14
3.2 커패시터 어레이 네트워크 단·················································16
3.3 비교기 단···················································20
3.4 SAR 제어 로직 단···················································21
3.5 DAC 제어 로직 단···················································22
3.6 DAC 단···················································23
3.7 SAR ADC···················································24
제4장 결과 및 분석···················································26
4.1 SAR ADC 시뮬레이션 분석···················································26
4.2 SAR ADC 구현 및 성능 평가···················································34
제5장 결 론···················································36
참고문헌···················································37
별첨···················································39
- Degree
- Master
-
Appears in Collections:
- 산업대학원 > 전자정보통신공학과
- Authorize & License
-
- Files in This Item:
-
Items in Repository are protected by copyright, with all rights reserved, unless otherwise indicated.